

Standardized Layouts for Test and Assembly of Photonic Integrated Circuits

S. Latkowski, D. Pustakhod, M. Chatzimichailidis, W. Yao,
X. Leijtens, and K. Williams

Institute for Photonic Integration, Eindhoven University of Technology
5600 MB, Eindhoven, The Netherlands

The importance and key challenges regarding testing and assembly processes in the value chain of Photonic Integrated Circuits will be discussed. Current developments towards improved reliability, throughput via high level automation and standardization of those processes and methods from a design phase to module will be presented.

Introduction

Photonic integrated circuits (PICs) offer certain advantages over solutions based on discrete components and bulk optics, such as reduced footprint, improved stability and energy consumption [1], [2]. Increased accessibility to photonic integration technology leads to an increase of potential applications space for photonic chips. Widely present in telecommunication networks [2]–[7] the PICs also attract attention from other domains of application including data-centre networks [8], sensing [9], [10], wireless communications, millimetre and terahertz [11]–[13], cryptography [14], [15] and quantum computing [16]–[18].

A significant cost contribution to manufacturing of modules based on photonic integrated circuits can be attributed to test, assembly and packaging processes, Fig.1(a) [19], [20]. Improvements with respect to those processes can be achieved via standardization and automation which should be considered and deployed at every phase of the manufacturing chain, starting from the design phase. Here we present a standardized approach to PIC layout enabling access to automated die testing and generic assembly and packaging services, Fig.1 (b).




Figure 1. (a) Per-process cost breakdown (accumulated per process group) with respect to the overall cost of manufacturing of PIC based module, after study presented in [19]. (b) Generic prototyping package as offered by Technobis.

Standardized layout templates

A set of standard conventions and design rules regarding layout of PICs has been defined in line with the framework of the PIXAPP pilot line [21] as presented in Fig. 2. The scope of the definitions covers naming and allowed positions of electrical and optical IO ports, die orientation aspects, placement of fiducials supporting test and assembly processes automation and limitations imposed on the design area taking into account back-end processes and automated testing.

The die orientation should be clearly marked, e.g. with a compass rose with the directions being referenced as North, South, East and West as presented in Fig. 2. Optical ports should be placed on either East or West or on both should transmission a configuration be necessary however with a clearance from the North and South edges of a die. That clearance will depend on the type of the optical port and the particular assembly process. The electrical ports can be placed on either side of a die while placement of optical and electrical IOs on the same side is not allowed. Moreover allowed positions the electrical contacts have to respect clearance sections resulting from an overspray of coatings and/or assembly processes e.g. fiber attach, wire-bonding. Naming format of the IO ports indicates type of the port, its location on the die, and a number in a group. The label 'dc' or 'rf' indicates electrical ports that can be located at north, south and west side of a chip. The 'io' prefix indicates optical ports that can be located either on east, west or at both sides of the PIC. The layout should also include at least three fiducials that support automation of the test and assembly process and allow to position a die in three dimensions in a unique way.




Figure 2. Standardized PIC layout setting conventions which include die orientation, input-output ports locations and naming, fiducials and assembly and packaging aspects.

In addition, size, spacing (pitch) and type of contact pads are defined within those allowed by a particular fabrication technology. An example of standard layout of electrical dc pads with all relevant dimensions indicated is shown in Fig. 3.




Figure 3. Example implementation of a staggered layout of electrical DC pads in Nazca design. Placement in the South of a die, two rows, pad's dimensions $70\mu\text{m}$ by $90\mu\text{m}$ and pitch of $150\mu\text{m}$ for horizontal and vertical distribution.

Implementation of those standards in electronic-photonic design automation (EPDA) tools in the form of assembly design kits (ADK) allows to take test and packaging aspects into account at an early design stage [22]–[24]. An example of implementation of such a standardized template for design of a PIC for automated die tester development and a microscope image of a fabricated chip is shown in Fig. 4 (a, b).

The EPDA tools along with a mask layout design produce a chip description file (CDF). The CDF includes description and coordinates of electrical and optical input-output ports and fiducials that can aid automation of measurement and assembly processes.




Figure 4 (a) PIC for validation of automated die tester designed according to the conventions. (b) Microscope image of InP chip fabricated in MPW run at SMART Photonics [25].

SUMMARY

The standardization of certain layout aspects reduces the extent of possible variations and enables developments of generic test, assembly and packaging services based on scalable processes with a high level of automation. In combination with availability and accessibility of foundry services for PIC fabrication through MPW runs, this opens a path for a seamless cycle from a design to module for prototyping and low to mid volume production.

ACKNOWLEDGEMENTS

The authors would like to acknowledge European Union's Horizon 2020 programme (n° 431954 – PIXAPP) and the Stimulus OPZuid program through the Open Innovation Photonic ICs project (PROJ-00315) for supporting this work.

References

- [1] M. Smit *et al.*, “An introduction to InP-based generic integration technology,” *Semicond. Sci. Technol.*, vol. 29, no. 8, p. 083001, Jun. 2014.
- [2] D. F. Welch *et al.*, “Large-Scale InP Photonic Integrated Circuits: Enabling Efficient Scaling of Optical Transport Networks,” *IEEE J. Sel. Top. Quantum Electron.*, vol. 13, no. 1, pp. 22–31, Jan. 2007.
- [3] R. Nagarajan *et al.*, “Terabit/s class InP photonic integrated circuits,” *Semicond. Sci. Technol.*, vol. 27, no. 9, p. 094003, 2012.
- [4] K. Lawniczuk *et al.*, “InP-Based Photonic Multiwavelength Transmitter With DBR Laser Array,” *IEEE Photonics Technol. Lett.*, vol. 25, no. 4, pp. 352–354, Feb. 2013.
- [5] S. Stopinski *et al.*, “Application specific photonic integrated circuits for telecommunications,” in *2013 Conference on Lasers Electro-Optics Europe International Quantum Electronics Conference CLEO EUROPE/IQEC*, 2013, pp. 1–1.
- [6] K. A. Williams, “Integrated semiconductor-optical-amplifier-based switch fabrics for high-capacity interconnects [Invited],” *J. Opt. Netw.*, vol. 6, no. 2, pp. 189–199, Feb. 2007.
- [7] W. Yao, M. K. Smit, and M. J. Wale, “Monolithic 300 Gb/s Parallel Transmitter in InP-Based Generic Photonic Integration Technology,” *IEEE J. Sel. Top. Quantum Electron.*, vol. 24, no. 1, pp. 1–11, Jan. 2018.
- [8] H. Liu, C. F. Lam, and C. Johnson, “Scaling Optical Interconnects in Datacenter Networks Opportunities and Challenges for WDM,” in *2010 18th IEEE Symposium on High Performance Interconnects*, 2010, pp. 113–116.
- [9] G. Roelkens *et al.*, “Silicon-Based Photonic Integration Beyond the Telecommunication Wavelength Range,” *IEEE J. Sel. Top. Quantum Electron.*, vol. 20, no. 4, pp. 394–404, Jul. 2014.
- [10] S. Latkowski *et al.*, “Monolithically integrated widely tunable laser source operating at 2 μm ,” *Optica*, vol. 3, no. 12, pp. 1412–1417, Dec. 2016.
- [11] A. J. Seeds, “Microwave photonics,” *IEEE Trans. Microw. Theory Tech.*, vol. 50, no. 3, pp. 877–887, Mar. 2002.
- [12] G. Carpintero *et al.*, “Microwave Photonic Integrated Circuits for Millimeter-Wave Wireless Communications,” *J. Light. Technol.*, vol. 32, no. 20, pp. 3495–3501, Oct. 2014.
- [13] J. Capmany, I. Gasulla, and D. Pérez, “Microwave photonics: The programmable processor,” *Nat. Photonics*, vol. 10, no. 1, pp. 6–8, Jan. 2016.
- [14] C. Abellan *et al.*, “Quantum entropy source on an InP photonic integrated circuit for random number generation,” *Optica*, vol. 3, no. 9, pp. 989–994, Sep. 2016.
- [15] K. Ugajin *et al.*, “Real-time fast physical random number generator with a photonic integrated circuit,” *Opt. Express*, vol. 25, no. 6, pp. 6511–6523, Mar. 2017.
- [16] M. G. Thompson, A. Politi, J. C. F. Matthews, and J. L. O’Brien, “Integrated waveguide circuits for optical quantum computing,” *IET Circuits Devices Amp Syst.*, vol. 5, no. 2, pp. 94–102, Mar. 2011.
- [17] A. Crespi *et al.*, “Integrated photonic quantum gates for polarization qubits,” *Nat. Commun.*, vol. 2, p. 566, Nov. 2011.
- [18] P. J. Shadbolt *et al.*, “Generating, manipulating and measuring entanglement and mixture with a reconfigurable photonic circuit,” *Nat. Photonics*, vol. 6, no. 1, pp. 45–49, Jan. 2012.
- [19] E. R. H. Fuchs, E. J. Bruce, R. J. Ram, and R. E. Kirchain, “Process-based cost modeling of photonics manufacture: the cost competitiveness of monolithic integration of a 1550-nm DFB laser and an electroabsorptive modulator on an InP platform,” *J. Light. Technol.*, vol. 24, no. 8, pp. 3175–3186, Aug. 2006.
- [20] “JePPiX roadmap 2018,” *JePPiX*. [Online]. Available: <http://www.jeppix.eu/vision/>.
- [21] “PIXAPP,” *Photonic Packaging Pilot Line*. [Online]. Available: <http://pixapp.eu/>.
- [22] “Nazca,” *Nazca Design*. [Online]. Available: <https://nazca-design.org/>.
- [23] “Phoenix Software.” [Online]. Available: <http://www.phoenixbv.com/>.
- [24] “Luceda,” *Luceda*. [Online]. Available: <https://www.lucedaphotonics.com/en>.
- [25] “SMART Photonics.” [Online]. Available: <http://www.smartphotonics.nl/>.